# This is a prototype of the design under test.

# When prototyping is enabled, Vpi::advance_time invokes this
# method instead of transferring control to the Verilog simulator.
def Hw5_unit.simulate!
  raise NotImplementedError, "Prototype is not yet implemented."
end