# File lib/ruby-vpi/verilog_parser.rb, line 56
56:
def
input?
57:
@type
!=
'output'
58:
end