# File lib/ruby-vpi/verilog_parser.rb, line 75
75:       def initialize aDecl
76:         @decl = aDecl.strip
77:         @name, @value = @decl.split('=').map! {|s| s.strip}
78:       end