text/x-vhdl
*.vhd
--
"
"
'.'
access
after
alias
all
architecture
array
assert
attribute
begin
block
body
buffer
bus
case
component
configuration
constant
disconnect
downto
else
elsif
end
entity
exit
file
for
function
generate
generic
group
guarded
if
impure
in
inertial
inout
is
label
library
linkage
literal
loop
map
new
next
null
of
on
open
others
out
package
port
postponed
procedure
process
pure
range
record
register
reject
report
return
select
severity
signal
shared
subtype
then
to
transport
type
unaffected
units
until
use
variable
wait
when
while
with
note
warning
error
failure
and
nand
or
nor
xor
xnor
rol
ror
sla
sll
sra
srl
mod
rem
abs
not
bit
bit_vector
character
boolean
integer
real
time
string
severity_level
positive
natural
signed
unsigned
line
text
std_logic
std_logic_vector
std_ulogic
std_ulogic_vector
qsim_state
qsim_state_vector
qsim_12state
qsim_12state_vector
qsim_strength
mux_bit
mux_vectory
reg_bit
reg_vector
wor_bit
wor_vector
false
true
[0-9a-f][0-9a-f_]*
[Ee][+-]?[0-9][0-9_]*
(?<![\w\.])
[0-9][0-9_]*\#\%{hexnum}(\.\%{hexnum})?\#\%{exponent}?
(?![\w\.])
(?<![\w\.])
[0-9][0-9_]*\.[0-9][0-9_]*\%{exponent}?
(?![\w\.])
(?<![\w\.])
[0-9][0-9_]*(E[+]?[0-9][0-9_]*)?
(?![\w\.])